1. How will you determine NML and NMH from voltage transfer characteristics (VTC)?
2.If you increase the size of the pMOS transistor with respect to the nMOS transistor, what change do you expect in the VTC?
3. For CMOS Logic, give the various techniques you know to minimize power consumption?
